Circuit design language

Source: Wikipedia, the free encyclopedia.

A circuit design language (CDL) is a kind of

layout versus schematic (LVS) checks. It is similar to SPICE
netlists, but with some extensions.

Several vendors such as Cadence Design Systems, Mentor Graphics, and Synopsys support CDL netlists, although their solutions may be proprietary and not readable by competing systems.

References