Norman Jouppi
Norman Jouppi | |
---|---|
Nationality | American |
Alma mater |
|
Scientific career | |
Fields | Electrical Engineering, Computer Architecture, Computer science |
Thesis | Timing verification and performance improvement of MOS VLSI designs (1984) |
Doctoral advisor | John L. Hennessy |
Norman Paul Jouppi is an American electrical engineer and computer scientist.
Career
Jouppi was one of the computer architects at the
He pioneered developments in the field of memory hierarchies (victim buffers, prefetching stream buffers multi-level exclusive caching),[2] heterogeneous architectures (single ISA heterogeneous architectures) and the introduction of the CACTI simulator for memory design (modeling of cache time, area and power).
He was the principal architect of four microprocessors and contributed to the development of graphics accelerators. He also deals with telepresence technology and the application of nanophotonics in the computer field.
In 2015, he received the
From 2007 to 2011, he headed the ACM's computer architecture special interest group,
From 1984 to 1996, he was also a consulting assistant or associate professor at Stanford University. He holds over 35 US patents. He is a member of the editorial boards of Communications of the ACM and IEEE Computer Architecture Letters.
References
- ^ Norman Paul Jouppi. Timing verification and performance improvement of MOS VLSI designs. Stanford Library SearchWorks catalog (Thesis).
- ISBN 0897913663.
- ^ "Eckert Mauchly Award 2015" (PDF). Archived from the original (PDF) on 2015-09-06. Retrieved 2019-08-25.
- ^ "IEEE Fellows 2003 | IEEE Communications Society".