Wide-issue

This article relies excessively on references to primary sources. Please improve this article by adding secondary or tertiary sources. Find sources: "Wide-issue" – news · newspapers · books · scholar · JSTOR (October 2015) (Learn how and when to remove this template message)

A wide-issue architecture is a computer processor that issues more than one instruction per clock cycle.^[1] They can be considered in three broad types:

• Statically-scheduled
  superscalar
  architectures execute instructions in the order presented; the hardware logic determines which instructions are ready and safe to dispatch on each clock cycle.
• VLIW architectures rely on the programming software (compiler) to determine which instructions to dispatch on a given clock cycle.^[2]
• Dynamically-scheduled superscalar architectures execute instructions in an order that gives the same result as the order presented; the hardware logic determines which instructions are ready and safe to dispatch on each clock cycle.[3]

See also

• Out-of-order execution
• Explicitly parallel instruction computing

References

This computer hardware article is a stub. You can help Wikipedia by expanding it.

• v
• t
• e