Load–store architecture

Source: Wikipedia, the free encyclopedia.

In

load and store between memory and registers) and ALU operations (which only occur between registers).[1]
: 9–12 

Some

ARM, and MIPS are load–store architectures.[1]
: 9–12 

For instance, in a load–store approach both operands and destination for an ADD operation must be in registers. This differs from a

CISC instruction set architecture such as x86) in which one of the operands for the ADD operation may be in memory, while the other is in a register.[1]
: 9–12 

The earliest example of a load–store architecture was the

better source needed]) use the load–store approach.[3]

See also

References

  1. ^ a b c d .
  2. ^ "AMD GCN reference" (PDF).
  3. ^ .