ETRAX CRIS
The ETRAX CRIS is a
Types of chips
The CGA-1 (Coax Gate Array) was the first microprocessor developed by Axis Communications. It contains
ETRAX
- In 1993, Axis developed the ETRAX-1 Ethernet Controller, which has 10 Mbit/s Ethernet and Token Ring controllers.
- In 1995, Axis introduced the ETRAX-4 SoC which contains a Ethernet Controller, CPU, Memory Interface, SCSI controller, and parallel and serial I/O. [3]
- In 1997, Axis introduced the ETRAX 100 SoC which features a 10/100 Mbit/s Ethernet Controller, Wide SCSI controller. The chip introduced on-chip unified instruction and data cache along with direct memory access.[4]
ETRAX 100LX
In 2000, Axis Introduced the ETRAX 100LX SoC which features a
Specifications:
- 32-bit RISCCPU core
- 10/100 Mbit/s Ethernet controller
- 4 asynchronous serial ports
- 2 synchronous serial ports
- 2 USB ports
- 2 Parallel ports
- 4 ATA (IDE) ports
- 2 Narrow SCSI ports (or 1 Wide)
- Support for SDRAM, Flash, EEPROM, SRAM
ETRAX 100LX MCM
The ETRAX 100LX MCM is based on the ETRAX 100 LX. The chip has internal flash memory, SDRAM, and an Ethernet
ETRAX FS
Introduced in 2005 with full Linux 2.6 support, the chip features:
- A 200 RISC CRIS CPU core with 16 kB instruction and data cache
- 128 kB on-chip RAM
- Two 10/100 Mbit/s Ethernet controllers
- Crypto accelerator supporting AES, DES, Triple DES, SHA-1, and MD5
- I/O processor supporting PC-Card, PCI, USB, SCSI and ATA
ARTPEC
The Axis Real-Time Picture Encoder Chip (ARTPEC) is a system on a chip (SoC) developed by Axis Communications. There are currently eight generations of the chip, all of which run AXIS OS, a modified version of Linux designed for embedded devices. Not all products developed by Axis Communications use its custom chip. The chip is typically found in high-performance devices such as higher-end cameras, while lower-cost devices use SoCs from Ambarella.[7]
The ARTPEC-1
The ARTPEC-2 SoC released in 2003, is based on the ETRAX CRIS architecture. Unlike ARTPEC-1 which relies on an external CPU, ARTPEC-2 has an internal ETRAX CPU which improves power efficiency and performance. The SoC has a MPEG-4 encoder and decoder which reduces bandwidth when streaming and recording video.
The ARTPEC-3 SoC released in 2007, is based on the ETRAX CRIS architecture. This is the first SoC developed by Axis which supports the
The ARTPEC-4 SoC released in 2011, has a single-core multi-threaded MIPS CPU (34Kc). The image processing pipeline is based on ETRAX CRIS. The SoC has Lightfinder, a technology which allows a camera to see color in challenging light conditions and P-Iris which reduces lens refraction.[8]
The ARTPEC-5 SoC released in 2013, has a dual-core MIPS CPU (1004Kf) with dual hardware threads and support for Symmetric multiprocessing. The image processing pipeline is based on ETRAX CRIS. The chip actively increases forensic details in a scene via a technology called Forensic Capture and lowers bandwidth while preserving forensic details in an image via a technology called Zipstream.
The ARTPEC-6 SoC released in 2017, is powered by an
The ARTPEC-7 SoC released in 2019, is powered by an ARM Cortex-A9 CPU. The image processing pipeline is based on ETRAX CRIS. This is the first SoC developed by Axis which supports the H.265 standard for video encoding. ARTPEC-7 has features such as secure boot which prevents booting of unauthorized firmware, improvements in low light imaging via Lightfinder 2.0, and a machine learning processor.[10]
The ARTPEC-8 SoC released in 2021, is powered by an ARM Cortex-A53 CPU. The SoC is similar to its predecessor using the same image processing pipeline, video encoders, and security features. Primarily focused on machine learning for video analytics, the processor features a deep learning processor.[11]References
- ^ axis.com - Axis Chip Development History Archived May 30, 2010, at the Wayback Machine
- ^ "30 years of milestones" (PDF). Axis Communications.
- ^ Zander, Per. "Axis Communications - A World Of Intelligent Networks" (PDF).
- ^ "ETRAX 100: technical specifications". 1999-01-01.
{{cite journal}}
: Cite journal requires|journal=
(help) - ^ The linux kernel source-code under /arch/cris contained the low-level CPU-specific additions required to make the Linux kernel able to run on the ETRAX/Cris CPUs. (See for example https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/tree/arch/cris?h=v4.13-rc4)
- ^ "Linux-Kernel Archive: [PATCH 00/16] remove eight obsolete architectures".
- ^ ipvideomarket (2019-08-30). "How To See If Your Camera Uses Huawei Hisilicon Chips". IPVM. Retrieved 2022-07-23.
- ^ "Axis uses MIPS32 34Kc processor in video cameras". automation.com. Retrieved 2023-09-22.
- ^ "Axis Forensic WDR Technology Brings Unparalleled Wide Dynamic Range Capabilities to New High-Resolution Cameras". Al Bawaba. Retrieved 2022-06-08.
- ^ Jakobsson, Anton. "Distributing a Neural Network on Axis Cameras".
- ^ "StackPath". www.securityinfowatch.com. 27 September 2021. Retrieved 2022-06-08.