Tunnel field-effect transistor

Source: Wikipedia, the free encyclopedia.

The tunnel field-effect transistor (TFET) is an experimental type of transistor. Even though its structure is very similar to a metal–oxide–semiconductor field-effect transistor (

quantum tunneling through a barrier instead of modulating thermionic emission over a barrier as in traditional MOSFETs. Because of this, TFETs are not limited by the thermal Maxwell–Boltzmann tail of carriers, which limits MOSFET drain current subthreshold swing to about 60 mV/decade
of current at room temperature.

TFET studies can be traced back to Stuetzer who in 1952 published first investigations of a transistor containing the basic elements of the TFET, a gated p-n junction. The reported surface conductivity control was, however, not related to tunneling.[1] The first TFET was reported in 1965.[2] Joerg Appenzeller and his colleagues at IBM were the first to demonstrate that current swings below the MOSFET’s 60-mV-per-decade limit were possible. In 2004, they reported they had created a tunnel transistor with a carbon nanotube channel and a subthreshold swing of just 40 mV per decade.[3] Theoretical work has indicated that significant power savings can be obtained by using low-voltage TFETs in place of MOSFETs in logic circuits.[4]

Drain current vs. gate voltage for hypothetical TFET and MOSFET devices. The TFET may be able to achieve higher drain current for small voltages.

In classical MOSFET devices, the 60 mV/decade is a fundamental limit to power scaling. The ratio between on-current and the off-current (especially the subthreshold leakage — one major contributor of power consumption) is given by the ratio between the threshold voltage and the subthreshold slope, e.g.:

The transistor speed is proportional to the on-current: The higher the on-current, the faster a transistor will be able to charge its fan-out (consecutive capacitive load). For a given transistor speed and a maximum acceptable subthreshold leakage, the subthreshold slope thus defines a certain minimal threshold voltage. Reducing the threshold voltage is an essential part for the idea of

constant field scaling. Since 2003, the major technology developers got almost stuck in threshold voltage scaling and thus could also not scale supply voltage (which due to technical reasons has to be at least 3 times the threshold voltage for high performance devices). As a consequence, the processor speed did not develop as fast as before 2003 (see Beyond CMOS
). The advent of a mass-producible TFET device with a slope far below 60 mV/decade will enable the industry to continue the scaling trends from the 1990s, where processor frequency doubled each 3 years.

Structure

The basic TFET structure is similar to a MOSFET except that the source and drain terminals of a TFET are doped of opposite types (see figure). A common TFET device structure consists of a P-I-N (

gate
terminal.

Basic lateral TFET structure.

Device operation

The device is operated by applying gate bias so that electron accumulation occurs in the intrinsic region for an n-type TFET. At sufficient gate bias, band-to-band tunneling (BTBT) occurs when the

valence band of the P region. Electrons from the valence band of the p-type region tunnel into the conduction band of the intrinsic region and current can flow across the device.[5]
As the gate bias is reduced, the bands become misaligned and current can no longer flow.

Energy band diagram for a basic lateral TFET structure. The device turns "on" when sufficient gate voltage is applied such that electrons can tunnel from the source valence band to the channel conduction band.

Prototype devices

A group at IBM were the first to demonstrate that current swings below the MOSFET’s 60-mV-per-decade limit were possible. In 2004, they reported a tunnel transistor with a carbon nanotube channel and a subthreshold swing of just 40 mV per decade.[6]

By 2010, many TFETs have been fabricated in different material systems,[4] but none has yet been able to demonstrate steep subthreshold slope at drive currents required for mainstream applications. In IEDM' 2016, a group from Lund University demonstrated a vertical nanowire InAs/GaAsSb/GaSb TFET,[7] which exhibits a subthreshold swing of 48 mV/decade, a on-current of 10.6 μA/μm for off-current of 1 nA/μm at a supply voltage of 0.3 V, showing the potential of outperforming Si MOSFETs at a supply voltage lower than 0.3 V.

Theory and simulations

Double-gate thin-body quantum well-to-quantum well TFET structures have been proposed to overcome some challenges associated with the lateral TFET structure, such as its requirement for ultra sharp doping profiles; however, such devices may be plagued by gate leakage due to large vertical fields in the device structure.[8]

Simulations in 2013 showed that TFETs using InAs-GaSb may have a subthreshold swing of 33 mV/decade under ideal conditions.[9]

The use of van der Waals heterostructures for TFETs were proposed in 2016.[10]

See also

References

  1. S2CID 51659160
    .
  2. doi:10.1109/T-ED.1965.15455
    .
  3. S2CID 17240712
    .
  4. ^
    S2CID 7847386
    .
  5. ISBN 978-3-319-31651-2
    .
  6. ^ Seabaugh (September 2013). "The Tunneling Transistor". IEEE Spectrum. IEEE.
  7. S2CID 34315968
    .
  8. S2CID 6216978
    .
  9. ^ Huang, David; Fang, Hui; Javey, Ali (2013). "Device Simulation of Tunnel Field Effect Transistor (TFET)" (PDF). University of California.
  10. S2CID 7929512
    .
Retrieved from "https://en.wikipedia.org/w/index.php?title=Tunnel_field-effect_transistor&oldid=1237724721"