NOR gate
This article needs additional citations for verification. (September 2016) |
NOR gate truth table | ||
---|---|---|
Input | Output | |
A | B | A NOR B |
0 | 0 | 1 |
0 | 1 | 0 |
1 | 0 | 0 |
1 | 1 | 0 |
The NOR (NOT OR) gate is a digital
In most, but not all, circuit implementations, the negation comes for free—including CMOS and TTL. In such logic families, OR is the more complicated operation; it may use a NOR followed by a NOT. A significant exception is some forms of the domino logic family.
Symbols
There are three symbols for NOR gates: the American (ANSI or 'military') symbol and the IEC ('European' or 'rectangular') symbol, as well as the deprecated
![]() |
![]() |
![]() |
MIL/ANSI symbol | IEC symbol | DIN symbol |
Hardware description and pinout
NOR Gates are basic logic gates, and as such they are recognised in
![]() |
1 Input A1 2 Input B1 3 Output Q1 4 Output Q2 5 Input B2 6 Input A2 7 Vss 8 Input A3 9 Input B3 10 Output Q3 11 Output Q4 12 Input B4 13 Input A4 14 Vdd |
Availability
These devices are available from most semiconductor manufacturers such as
In the popular CMOS and TTL
- CMOS
- 4001: quad 2-input NOR gate
- 4025: triple 3-input NOR gate
- 4002: dual 4-input NOR gate
- 4078: single 8-input NOR gate
- TTL
- 7402: quad 2-input NOR gate
- 7427: triple 3-input NOR gate
- 7425: dual 4-input NOR gate (with strobe, obsolete)
- 74260: dual 5-Input NOR gate
- 744078: single 8-input NOR gate
In the older RTL and ECL families, NOR gates were efficient and most commonly used.
Implementations
![]() |
![]() |
![]() |
The left diagram above show the construction of a 2-input NOR gate using NMOS logic circuitry. If either of the inputs is high, the corresponding N-channel MOSFET is turned on and the output is pulled low; otherwise the output is pulled high through the pull-up resistor. In the CMOS implementation on the right, the function of the pull-up resistor is implemented by the two p-type transistors in series on the top.

In CMOS, NOR gates are less efficient than NAND gates. This is due to the faster charge mobility in n-MOSFETs compared to p-MOSFETs, so that the parallel connection of two p-MOSFETs realised in the NAND gate is more favourable than their series connection in the NOR gate. For this reason, NAND gates are generally preferred over NOR gates in CMOS circuits.[1]
Functional completeness
The NOR gate has the property of functional completeness, which it shares with the NAND gate. That is, any other logic function (AND, OR, etc.) can be implemented using only NOR gates.[2] An entire processor can be created using NOR gates alone. The original Apollo Guidance Computer used 4,100 integrated circuits (IC), each one containing only two 3-input NOR gates.[3]
As NAND gates are also functionally complete, if no specific NOR gates are available, one can be made from NAND gates using NAND logic.[2]
Desired gate | NAND Construction |
---|---|
![]() |
![]() |
See also
- AND gate
- OR gate
- NOT gate
- NAND gate
- XOR gate
- XNOR gate
- NAND logic
- Boolean algebra (logic)
- Flash memory
References
- ^ Smith, J.S. "Digital circuits, sizing, output impedance, rise and fall time" (PDF). Archived from the original (PDF) on 2007-07-06.
- ^ a b Mano, M. Morris and Charles R. Kime. Logic and Computer Design Fundamentals, Third Edition. Prentice Hall, 2004. p. 73.
- ^ Whipple, Walt (2019). First-Hand:Hacking Apollo's Guidance Computer. Engineering and Technology History Wiki.